## **Advance**



# FH24C512A

2-wire Serial EEPROM
With Unique ID and security Sector
Data sheet

# **Contents**

1. Features	_
2. Generation Description	
3. Function Block Diagram	3
4. Absolute Maximum Ratings	4
5. Pin Configuration	
6. Memory Organization	5
6.1. The memory is organized	5
7.Device Operation	6
7.1 2-WIRE Bus	
7.2 The Bus Protocol	6
7.3 Start Condition	
7.4 Stop Condition	6
7.5 Acknowledge	6
7.6 Reset	
7.7 Standby Mode	7
8. Device Addressing	8
8.1 Data Memory Access	
8.2 Unique ID Acess	8
8.3 Security Sector Access	8
8.4 Noise Protection	8
8.5 Data security	8
9. Write Operations	9
9.1 Byte Write	9
9.2 Page Write	9
9.3 Acknowledge Polling	10
9.4 Write Security Sector	10
9.5 Lock Security Sector	10
10. Read Operations	
10.1 Current Address Read	11
10.2 Random Read	11
10.3 Sequential Read	
10.4 Unique ID Read	12
10.5 Read Security Sector	
10.6 Read Lock Status	13
11.Electrical Characteristics	14
11.1 Absolute Maximum Ratings	14
11.2 Pin Capacitance	14
11.3 DC Characteristics	14
11.4 AC Characteristics	15
12.Part Markings	17
12.1 PDIP8	17
12.2 SOIC	18
12.3 TSSOP	19
12.4 UDFN	
13. REVISION LIST	20

## 1. Features

### ■ Wide-voltage operation

- 1.7V-5.5V supply

## ■ Two-Wire Serial Interface, I<sup>2</sup>C<sup>TM</sup> Compatible

- Bi-directional data transfer protocol

### ■ Speed

- 400 KHz(1.7V) and 1 MHz(2.5V-5.5V)

### **■** Low power consumption

- 0.5mA, 1.7V Operating current(max)
- 1uA, 1.7V Standby current(max)

### ■ Hardware Data Protection

- Write Protect pin

### **■** Flexible Architecture

- Sequential&Random read features

- Memory organization: 65536 x 8 bits

- Page size:128 bytes

### Advanced Feature

- Schmitt Trigger, filtered inputs for noise suppression
- Lockable 128-Byte security sector
- 128-Bit unique ID for each device
- Self-time write cycles(5ms max)

### High reliability

- Endurance: 1,000,000 write cycles

- Data retention: 40 years

## ■ Package Options

- PDIP8
- SOP8
- TSSOP8
- UDFN8

## 2. Generation Description

The FH24C512A provides 524,288 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 65,536 words of 8 bits each, with 128-bit UID and 128-byte Security Sector. The device's cascadable feature allows up to 8 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential.

# 3. Function Block Diagram




Figure 3.1 Block Diagram

# 4. Absolute Maximum Ratings

Table 4.1 Absolute Maximum Rating

Operating Temperature(Plastic Package)	-55°C to +125 °C
Operating Temperature(Module Package)	-20°C to +60 °C
Storage Temperature(Plastic Package)	-65°C to +150 °C
Storage Temperature(Module Package)	-25°C to +70 °C
Voltage on Any Pin with Respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

**Note**: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extend periods may affect device reliability.

# 5. Pin Configuration




Figure 5.1 8-Pin SOIC and TSSOP




Figure 5.2 8-Lead UDFN




Figure 5.3 8-Pin PDIP

Table 5.1 Pin configuration

Pin Name	Function
A0-A2	Device Address Inputs
SDA	Serial Data Input/Output
SCL	Serial Clock Input
WP	Write Protect
Vcc	Power Supply
GND	Ground
NC	Not Connect

**SERIAL CLOCK (SCL)**: The SCL input is used to positive edge clock data into each EEPROM device an negative edge clock data out of each device.

**SERAIL DATA (SDA)**: The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

**DEVICE/PAGE ADDRESSES(A2,A1,A0)**: The A2,A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other FH24CXX devices. When the pins are hardwired, as many as eight 512K devices may be addressed on a single bus system(device addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2,A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board Vcc plane is <3pF, if coupling is >3pF, FENTECH recommends connecting the address pins to GND.

**WRITE PROTECT (WP)**: The FH24C512A has a Write Protect pin that provides hardware data protection. The WP pin allows normal write operations when connected to ground(GND). When the Write Protect pin is connected to VCC, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board Vcc plane is <3pF. If coupling is >3pF, FENTECH recommends connecting the WP to GND. Switching WP to VCC prior to a write operation creates software write protected function.

## 6. Memory Organization

### 6.1. The memory is organized

FH24C512A, 512K SERIAL EEPROM: Internally organized with 512 pages of 128 bytes each, the 512K requires a 16-bit data word address for random word address.

**Security sector**: The FH24C512A offers 128-byte Security Sectors which can be written and (later) permanently locked in Read-only mode. This memory may be used by the system manufacturers to store security and other important information separately from the main memory array.

**Unique ID**: The FH24C512A utilizes a separate memory block containing a factory programmed readonly 128-bit unique ID.

	Table 0.1 The Memory Organization								
Device ADDR	Page ADDR		Byte Number						
	0	127		0					
	1		•						
1010	2	Data Memory (512P × 128B)							
	511								
1011	xxxx x00x xxxx xxxx <sup>(1)</sup>	Security Sector (128 Bytes)							
1011	xxxx xx1x xxxx xxxx <sup>(2)</sup>	Unique ID(128 Bits)							

Table 6.1 The Memory Organization

**Note**: (1) Address bits ADDR<10:9> must be 00, ADDR<6:0> define byte address, other bits are don't care.

## 7. Device Operation

The FH24C512A serial interface supports communications using industrial standard 2-wire bus protocol, such as I<sup>2</sup>C.

### **7.1 2-WIRE Bus**

The two-wire bus is defined as Serial Data (SDA), and Serial Clock(SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as receivers. The bus is controlled by Master device that generates the SCL, controls the bus access, and generates the Start and Stop conditions. The FH24C512A is the Slave device.

### 7.2 The Bus Protocol

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods(refer to Figure 7.5). Data changes during SCL high periods will indicate a start or stop condition as defined below.

### 7.3 Start Condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command(refer to Figure 7.3).

## 7.4 Stop Condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Figure 7.3).

### 7.5 Acknowledge

All address and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

#### 7.6 Reset

After an interruption in protocol, power loss or system reset, any 2-wire part can be reset in following these steps:

FH24C512A 2-wire serial eeprom	Ver.1.0	6
www.sz-fentech.com		<b>—</b> Data Sheet
Fentech CO.,LTD		

B Address bits ADDR<10:9> must be x1, ADDR<3:0> define byte address, other bits are don't care.



- 1. Clock up to 9 Cycles;
- 2 Look for SDA high in esch cycle while SCL is high and then;
- 3. Create a start condition as SDA is high.

The device should be ready for the next communication after above steps have been completed. In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device.

## 7.7 Standby Mode

The FH24C512A features a low-power standby mode which is enabled:(a) upon power-up and (b) after the receipt of the stop bit and the completion of any internal operations.




Figure 7.1 Typical System Bus Configuration




Figure 7.2 Output Acknowledge




Figure 7.3 Start and Stop Conditions




Figure 7.4 Data validity Protocol

## 8. Device Addressing

### 8.1 Data Memory Access

The 512K EEPROM requires an 8-bit device address word following a Start condition to enable the chip for a read or write operation. The device address word consists of a mandatory '1010' sequence for the first four most-significant bits (see Figure 8.1 below). This is common to all 2-wire EEPROM devices.

The 512K uses the three device address bits, A2, A1, and A0, to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high, and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a valid compare is not made, the device will return to a standby state.




Figure 8.1 Data Memory Address

#### 8.2 Unique ID Acess

The FH24C512A utilizes a separate memory block containing a factory programmed 128-bi unique ID. Access to this memory location is obtained by beginning the device address word with a '1011'(Bh) sequence (refer to Table 8.1). The behavior of the next three bits(A2,A1 and A0) remains the same as during a standard memory addressing sequence.

The eighth bit of the device address needs be set to a one to read the Serial Number. Writing or altering the 128-bit unique ID is not possible.

For more details on accessing the special feature, See Read Operation on page 12.

### 8.3 Security Sector Access

The FH24C512A offers 128-byte Security Sector which can be written and (later) permanently locked in Read-only mode. Access to this memory location is obtained by beginning the device address word with a '1011'(Bh) sequence (**refer to Table 8.1**). The behavior of the next three bits (A2,A1 and A0) remains the same as during a standard memory addressing sequence.

The eight bit of the device address is the read/write operation is initiated if this bit is high and a write operation is initiated if this bit is low.

For more details on accessing this special feature, See Write Operations and Read Operation on page 10,13.

### **8.4 Noise Protection**

Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device.

### 8.5 Data security

The Device has a hardware data protection scheme that allows the user to write protect the entire



memory when the WP pin is at Vcc.

Table	<b>Q</b> 1	Device	Addrage
rabie	O. I	Device	Address

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	1	0	1	0	A2	A1	A0	R/W
Security Sector	1	0	1	1	A2	A1	A0	R/W
Security Sector Lock Bit	1	0	1	1	A2	A1	A0	R/W
Unique ID Number	1	0	1	1	A2	A1	A0	1

Table 8.2 Frist Word Address

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	A15	A14	A13	A12	A11	A10	A9	A8
Security Sector	Х	Х	Х	Х	Х	0	0	Х
Security Sector Lock Bit	Х	Х	Х	Х	Х	1	0	Х
Unique ID Number	Х	Х	Х	Х	Х	Х	1	Х

Note:x represent don't care bit

Table 8.3 Second Word Address

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	A7	A6	A5	A4	A3	A2	A1	A0
Security Sector	Х	A6	A5	A4	A3	A2	A1	A0
Security Sector Lock Bit	Х	Х	Х	Х	Х	Х	Х	Х
Unique ID Number	Х	Х	Х	Х	0	0	0	0

Note:x represent don't care bit

## 9. Write Operations

### 9.1 Byte Write

A Byte Write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero, and then the part is to receive an 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, then must terminate the write sequence with a Stop condition. At this time, the EEPROM enters an internally-timed write cycle, twR, to the nonvolatile memory. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete (see Figure 9.1).




Figure 9.1 Byte Write

### 9.2 Page Write

A Page Write is initiated the same way as a byte write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a Stop condition and the internally timed write cycle will begin.

Fentech CO.,LTD

www.sz-fentech.com

Data Sheet



The lower seven bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will roll-over, and the previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page (see Figure 9.2).




Figure 9.2 Page Write

### 9.3 Acknowledge Polling

Once the internally-timed write cycle has started and the EEPROM inputs are disabled, Acknowledge Polling can be initiated. This involves sending a Start condition followed by the device address word. The read/write select bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.

### 9.4 Write Security Sector

Write the Security sector is similar to the page write bur requires use of device address, and the special word address seen in Table 8.1. The higher address bits ADDR<15:7> are don't care except for address bits ADDR<10:9>, which must be equal to '00b'. Lower address bits ADDR<6:0> define the byte address inside the Security Sector (see Figure 9.3).

If the Security Sector is locked, the data bytes transferred during the Write Security Sector operation are not acknowledge(NoAck).





Figure 9.3 Write Security Sector

### 9.5 Lock Security Sector

Lock the Security Sector is similar to the byte write but requires use of device address, and special word address seen in Table 8.1. The word address bits ADDR<10:9> must be '10b', all other word address bits are don't care. The data byte must be equal to the binary value xxxx xx1x, where x is don't care (see Figure 14);

If the Security Sector is locked, the data bytes transferred during the Lock Security Sector operation are not acknowledged (NoAck).





Note:1 \*= Don't CARE bits

Figure 9.4 Lock Security Sector

# 10. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three types of read operations: Current Address Read,Random Address Read, and Sequential Read.

#### 10.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out on the SDA line. The microcontroller does not respond with an zero, but does generate a following Stop condition.




Figure 10.1 Current Address Read

#### 10.2 Random Read

A Random Read requires an initial byte write sequence to load in the data word address. This is known as a "dummy write" operation. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another Start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero, but does generate a following Stop condition.






Figure 10.2 Random Read

### 10.3 Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the sequential read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a following Stop condition.





Figure 10.3 Sequential Read

### 10.4 Unique ID Read

Reading the serial number is similar to the sequential read but requires use of the device address, a dummy write, and the use of specific word address seen in Table 8.1. The higher address bits ADDR<15:4> are don't care except for address bits ADDR<10:9>, which must be equal to 'x1b', Lower address bits ADDR<3:0> define the byte address inside the UID. If the application desires to read the first byte of the UID, the lower address bits ADDR<3:0> would need to be '0000b'.

When the end of the 128-bit UID number is reached(16 bytes of data), the data word address will roll-over back to the beginning of the 128-bit UID number. The Unique ID Read operation is terminated when the microcontroller does not respond with a zero (ACK) and instead issues a Stop condition (see Figure 10.4).



Note:1 \*= Don't CARE bits

Figure 10.4 Read Unique ID


Fentech CO.,LTD www.sz-fentech.com



### 10.5 Read Security Sector

Read the Security Sector is similar to the random read but requires use of device address, a dummy write, and the use of specific word address seen in Table 1 on page 12. The higher address bits ADDR<15:7> are don't care except for address bits ADDR<10:9>, which must be equal to '00b'. The lower address bits ADDR<6:0> define the byte address inside the Security Sector.

The internal byte address is automatically incremented to the next byte address after each byte of data is clocked out. When the last byte (7Fh) is reached, it will roll over to 00h, the first byte of Security Sector, and continue to increment.(see Figure 10.5).



Note:1 \*= Don't CARE bits

Figure 10.5 Read Security Sector

#### 10.6 Read Lock Status


There are two ways to check the lock status of the Security Sector.

The first way is initiated by a Security Sector Write, the EEPROM will acknowledge if the Security Sector is unlock, while it will not acknowledge if the Security Sector is locked.

Once the acknowledge bit is read, it is recommended to generate a Start condition followed by a Stop condition, so that:

Start: the truncated command is not executed because the Start condition resets the device internal logic Stop: the device is then set back into Standby mode by the Stop condition.

The second way is initiated by a Lock Status Read. Lock Status Read is similar to the random read but requires use of device address seen in Table 1 on page 12, a dummy write, and the use of specific word address. The address bits are Don't Care. The Lock bit is the BIT1 of the byte read on SDA. It is at "1" when the lock is active and at "0" when the lock is not active. The same data is shifted out repeatedly until the microcontroller does not respond with a zero but does generate a following stop condition(see Figure 10.6).



Note:1 \*= Don't CARE bits

Figure 10.6 Read Lock Status



## 11. Electrical Characteristics

## 11.1 Absolute Maximum Ratings

Table 11.1 Absolute Maximum Ratings

read the state meaning								
Symbol	Parameter	Value	Unit					
Vs	Supply Voltage	-0.5 to +6.5	V					
VP	Voltage on Any Pin	-0.5 to Vcc +0.5	V					
TBIAS	Temperature Under Bias	-55 to +125	$^{\circ}$					
Тѕтс	Storage Temperature	-65 to +150	$^{\circ}$					
Іоит	Output Current	5	mA					

**Note**:Stress greater than those listed under Absolute Maximum Rating may cause permanent damage to device. This is a stress rating only an function operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## 11.2 Pin Capacitance

Table 11.2 Pin Capacitance

Applicable over recommended operating range from TA = 25 C, f = 1.0MHz, VCC = 5.5V.

Symbol	Test Condition	Max	Units	Conditions
Cı/o	Input/Output Capacitance(SDA)	8	pF	V1/0=0V
Cin	Input Capacitance(A0,A1,A2,SCL)	6	pF	V <sub>IN</sub> =0V

Note: 1. This parameter is characterized and is not 100% tested.

### 11.3 DC Characteristics

### Table 11.3 DC Characteristics

Applicable over recommended operating range from: TAI = -40  $^{\circ}$ C to +85 $^{\circ}$ C, VCC = 1.7V to 3.6V or 2.5V to 5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Vcc	Supply Voltage		1.7		5.5	V
V <sub>IH</sub> (1)	Input High Voltage		0.7*Vcc		Vcc+0.5	V
V <sub>IL</sub> (1)	Input Low Voltage		-0.6		0.3*Vcc	V
lu	Input Leakage Current	Vin=Vcc/Vss	-	0.1	3.0	uA
ILO	Output Leakage Current	Vin=Vcc/Vss	-	0.05	3.0	uA
V <sub>OL1</sub>	Output Low Voltage 1	Vcc=1.7V, loL=0.15 mA	-		0.2	V
V <sub>OL2</sub>	Output Low Voltage 2	Vcc=3.0V, loL=2.1 mA	-		0.4	V
Is <sub>B</sub> 1	Standby Current	Vcc=1.7V, Vin=Vcc/Vss			1.0	uA
IsB2	Standby Current	Vcc=5.7V, Vin=Vcc/Vss			6.0	uA
Icc1	Supply Current	Vcc=5.0V, Read at 400KHz		0.4	1.0	mA
Icc2	Supply Current	Vcc=5.0V, Write at 400KHz		2.0	3.0	mA

Note: (1) VIL min and VIH max are reference only and are not tested.



### 11.4 AC Characteristics

### Table 11.4 AC Characteristics(400 KHz characteristics)

Applicable over recommended operating range from  $T_A$ = -40 °C to +85 °C, VCC = 1.7V to 2.5V (where applicable), CL = 100pF (unless otherwise noted). Test conditions are listed in Note 2.

ppr (unless otherwise noted). Test conditions are listed in Note 2.								
Symbol	Parameter	Min	Max	Units				
fscL	Clock Frequency, SCL 400							
tLow	Clock Pulse Width Low	1.3		us				
thigh	Clock Pulse Width High	0.6		us				
<b>t</b> I(1)	Noise Suppression Time		80	ns				
taa	Clock Low to Data Out Valid	0.1	0.9	us				
. (1)	Time the bus must be free before a new transmission							
t <sub>BUF</sub> (1)	can Start	1.3		us				
<b>t</b> hd,sta	Start Hold Time	0.6		us				
<b>t</b> su,sta	Start Setup Time	0.6		us				
thd,dat	Data In Hold Time	0		us				
tsu,dat	Data In Setup Time	100	ns					
tr	Inputs Rise Time <sup>(1)</sup>		ns					
tr	Inputs Fall Time <sup>(1)</sup>		300	ns				
tsu,sto	Stop Setup Time <sup>(1)</sup>	0.6		us				
tон	Data Out Hold Time	100		ns				
twr	Write Cycle Time		5	ms				
Endurance	3.3V, 25 °C, Page Mode	1,000,000		Write				
Endurance	0.00, 20 C, 1 ago Modo			Cycles				

Table 11.5 AC Characteristics(1 MHz AC characteristics)

Applicable over recommended operating range from  $T_A = -40$  °C to +85°C, VCC = 2.5V to 5.5V (where applicable), CL = 100pF (unless otherwise noted). Test conditions are listed in Note 2.

opr (unless one	wise noted). Test conditions are listed in Note 2.			
Symbol	Parameter Min Max			
fscL	Clock Frequency, SCL 1			
tLow	Clock Pulse Width Low	500		ns
thigh	Clock Pulse Width High	320		ns
<b>t</b> I(1)	Noise Suppression Time		80	ns
taa	Clock Low to Data Out Valid		450	ns
. (1)	Time the bus must be free before a new transmission			
t <sub>BUF</sub> (1)	can Start	500		ns
<b>t</b> hd,sta	Start Hold Time	250		ns
<b>t</b> su,sta	Start Setup Time	250		ns
thd,dat	Data In Hold Time 0			
<b>t</b> su,dat	Data In Setup Time	50	ns	
tr	Inputs Rise Time(1)	120		ns
tr	Inputs Fall Time <sup>(1)</sup>		120	ns
tsu,sто	Stop Setup Time <sup>(1)</sup>	250		us
tон	Data Out Hold Time	100		ns
twr	Write Cycle Time		5	ms
Endurance	3.3V, 25 °C, Page Mode	1,000,000		Write
Endurance	0.007, 20 0, 1 ago modo			Cycles

### Note:

This parameter is characterized and is not 100% tested.

AC measurement conditions: RL (connects to Vcc):  $1.3K\Omega$ 

Input pulse voltages: 0.3 Vcc to 0.7 Vcc

Input rise and fall times: ≤50ns

Input and output timing reference voltages:0.5 Vcc




Figure 11.1 Bus Timing







Figure 11.2 Write Cycle Timing

# 12.Part Markings

12.1 PDIP8








Symbol	MIN	MAX
A		5.000
A1	0.380	
b	0.380	0.670
b2	1.300	1.700
C	0.200	0.360
D	9.000	10.000
E1	6.100	7.000
E	7.320	8.250
•	2.540	(BSC)
L	2.920	3.810
eB		10.900

NOTE

1. Dimensions are in Millimeters.

## 12.2 SOIC

8L 150mil SOIC Package Outline



SYMBOLS	DIMENSIONS IN MILLIMETERS		DIMENSIONS IN INCHES			
STWBULS	MIN	NOM	MAX	MIN	MAX	
Α	1.35	- 4	1.75	0.053	22	0.069
A1	0.10		0.25	0.004		0.010
b	0.33		0.51	0.013		0.020
D	4.80	-	5.00	0.189	-	0.197
Е	5.80	22 ]	6.20	0.228	- 22	0.244
E1	3.80	-	4.00	0.150	-	0.157
е	1.27 BSC.				0.050 BSC.	3
L	0.38	-	1.27	0.015		0.050
L1	0.25 BSC.				0.010 BSC.	9
ZD	0.545 REF.				0.021 REF.	
Θ	0	-	8°	0		8*

#### Note:


- 1. Controlling Dimension:MM
- 2. Dimension D and E1 do not include Mold protrusion
- 3. Dimension b does not include dambar protrusion/intrusion.
  4. Refer to Jedec standard MS-012
  5. Drawing is not to scale


FH24C512A 2-wire serial eeprom




## **12.3 TSSOP**

8L 3×4.4mm TSSOP Package Outline







- Note:
  1. Controlling Dimension:MM
  2. Dimension D and E do not include Mold protrusion
  3. Dimension b does not include dambar protrusion/intrusion

- 0.10mm


  4. Refer to Jedec standard MO-153 AA
  5. Drawing is not to scale
  6. Package may have exposed tie bar.


SYMBOLS	DIMENSIONS IN MILLIMETERS			<b>DIMENSIONS IN INCHES</b>		
STWIDULS	MIN	MON NOM	MAX	MIN	NOM	MAX
Α	-	0.00	1.20		·-	0.047
A1	0.05	384	0.15	0.002	· ·	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19	9 <del>4</del>	0.30	0.007	< <u>←</u>	0.012
С	0.09		0.20	0.004	<del></del>	0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	4.30	4.40	4.50	0.169	0.173	0.177
E1	6.4 BSC				0.252 BSC	
е	0.65 BSC			×1	0.026 BSC	
L	0.45	0.60	0.75	0.018	0.024	0.030
Θ	0	- ·	8°	0		8°




## **12.4 UDFN**

8L 2×43mm UDFN Package Outline







SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES			
STWIBULS	MIN	NOM	MAX	MIN	MAX		
Α	0.50	0.55	0.60	0.020	0.022	0.024	
A1	0.00		0.05	0.000		0.002	
b	0.18	0.25	0.30	0.007	0.010	0.012	
A2	0.152 REF			0.006 REF			
D	2.00 BSC			0.079 BSC			
D2	1.25	1.40	1.50	0.049	0.055	0.059	
E	3.00 BSC			E 3.00 BSC 0.118 BSC			90 N
E2	1.15	1.30	1.40	0.045	0.051	0.055	
е	0.50 BSC.				0.020 BSC.	,	
K	0.40	-		0.016		-	
L	0.20	0.30	0.40	0.008	0.012	0.016	

#### Note

- 1. Controlling Dimension:MM
- 2. Drawing is not to scale

# 13. REVISION LIST

Version No.	Description	Date
А	Initial Release	2016/12/15
	_	